Material Detail
KVD (Karnaugh Veitch) Diagrams
This page demonstrates KV diagrams and logic minimization. It is intended for our computer science undergraduate students. For a detailed explanation of KV (Karnaugh Veitch) diagrams see any standard computer science or electrical engineering textbook. The applets supports minimization in both disjunctive (AND-OR) and conjunctive (OR-AND) forms. Minimiziation of multiple-output functions, however, is only supported in disjunctive form. Includes...
Show MoreQuality
- User Rating
- Comments
- Learning Exercises
- Bookmark Collections
- Course ePortfolios
- Accessibility Info